### Possible Answer

Two's complement in verilog. ... but twos_complement is to negate the number I would expect the sign bit ... Verilog Signed Multiplication “loses” the Signed Bit. Binary Multiplication, 2's complement - Stack... How to create 2's Complement Adder in Verilog? -... - read more

Verilog does not automatically sign extend nor does it assume that the numbers into the multiplier are twos-compliment. You may either have to create your own - read more

Please vote if the answer you were given helped you or not, thats the best way to improve our algorithm. You can also submit an answer or search documents about twos complement multiplication verilog.